Mips: Mips Architecture and Mips Instruction Reference Essay

Submitted By nileshk1
Words: 479
Pages: 2
Open Document
11/17/13

MIPS Instruction Reference

MIPS Instruction Reference
This is a description of the MIPS instruction set, their meanings, syntax, semantics, and bit encodings. The syntax given for each instruction refers to the assembly language syntax supported by the MIPS assembler.
Hyphens in the encoding indicate "don't care" bits which are not considered when an instruction is being decoded. General purpose registers (GPRs) are indicated with a dollar sign ($). The words SWORD and UWORD refer to 32-­bit signed and 32-­bit unsigned data types, respectively.
The manner in which the processor executes an instruction and advances its program counters is as follows:
1. execute the instruction at PC
2. copy nPC to PC
3. add 4 or the branch offset to nPC
This behavior is indicated in the instruction specifications below. For brevity, the function advance_pc (int) is used in many of the instruction descriptions. This function is defined as follows: void advance_pc (SWORD offset)
{
PC = nPC;; nPC += offset;;
}

Note: ALL arithmetic immediate values are sign-­extended. After that, they are handled as signed or unsigned 32 bit numbers, depending upon the instruction. The only difference between signed and unsigned instructions is that signed instructions can generate an overflow exception and unsigned instructions can not.
The instruction descriptions are given below:

ADD – Add (with overflow)
Description:
Operation:
Syntax:
Encoding:

Adds two registers and stores the result in a register
$d = $s + $t;; advance_pc (4);; add $d, $s, $t
0000 00ss ssst tttt dddd d000 0010 0000

ADDI -­-­ Add immediate (with overflow)
Description: Adds a register and a sign-­extended immediate value and stores the result in a register
Operation: $t = $s + imm;; advance_pc (4);;
Syntax:
Encoding:

addi $t, $s, imm
0010 00ss ssst tttt iiii iiii iiii iiii

ADDIU -­-­ Add immediate unsigned (no overflow) www.mrc.uidaho.edu/mrc/people/jff/digital/MIPSir.html 1/9

11/17/13

MIPS Instruction Reference

Description: Adds a register and a sign-­extended
Show More

Related Documents: Mips: Mips Architecture and Mips Instruction Reference Essay

CMIS 310 TermPaper1

Reduced instruction set computing (R.I.S.C.), is a design strategy based on the understanding that a simplified instruction set provides higher performance when combined with a microprocessor architecture capable of executing those instructions using fewer microprocessor cycles per instruction. The Main Frame computer named the CDC 6600, designed by Seymour Cray in 1964, was the first machine in the world to use a version of RISC. Then, a later computer with the first RISC system was the IBM 801…

Words 1486 - Pages 6

SAM M TO DR ALIREZAProject3333 Essay

Sam Mansour Devry University EE-562-70426 Kavianpour Computer Architecture Project 3 12/ 8/ 2013 Content Abstract Introduction Advantages VLIW and Multithreaded Comparing VLIW and Multithreaded Commercially Use Conclusion References Abstract Very Long Instruction ( VLIW ). And multi-threaded have a wide application es[specially in speed improvement. But each architecture has its own features and there is a significant difference between them. Processing, and experience in low-level…

Words 1528 - Pages 7

Managing Information Technology (7th Edition) Essay

CONTENTS: CASE STUDIES CASE STUDY 1 Midsouth Chamber of Commerce (A): The Role of the Operating Manager in Information Systems CASE STUDY I-1 IMT Custom Machine Company, Inc.: Selection of an Information Technology Platform CASE STUDY I-2 VoIP2.biz, Inc.: Deciding on the Next Steps for a VoIP Supplier CASE STUDY I-3 The VoIP Adoption at Butler University CASE STUDY I-4 Supporting Mobile Health Clinics: The Children’s Health Fund of New York City CASE STUDY I-5…

Words 239873 - Pages 960